

Name: Siddhi Gaikwad Roll no.:36

1-bit RAM — RTL Schematic




Name: Siddhi Gaikwad Roll no.:36

1-bit RAM — VHDL Source Code




Name: Siddhi Gaikwad Roll no.:36

1-bit RAM — Project Hierarchy and Testbench




Name: Siddhi Gaikwad Roll no.:36

1-bit RAM — Simulation Waveform




Name: Siddhi Gaikwad Roll no.:36

Asynchronous Up-Down Counter — RTL Schematic




Name: Siddhi Gaikwad Roll no.:36

Asynchronous Up-Down Counter — VHDL Source Code




Name: Siddhi Gaikwad Roll no.:36

Up-Down Counter — Testbench / Simulation Setup




Name: Siddhi Gaikwad Roll no.:36

Up-Down Counter — Simulation Waveform




Name: Siddhi Gaikwad Roll no.:36

Parallel Adder — RTL Schematic




Name: Siddhi Gaikwad Roll no.:36

Parallel Adder — Structural VHDL Code




Name: Siddhi Gaikwad Roll no.:36

Parallel Adder — Testbench Code




Name: Siddhi Gaikwad Roll no.:36

Parallel Adder — Simulation Waveform




Name: Siddhi Gaikwad Roll no.:36

8×8 RAM — VHDL Source Code




Name: Siddhi Gaikwad Roll no.:36

8×8 RAM — RTL Schematic




Name: Siddhi Gaikwad Roll no.:36

8×8 RAM — Testbench Code




Name: Siddhi Gaikwad Roll no.:36

8×8 RAM — Simulation Waveform




Name: Siddhi Gaikwad Roll no.:36

Adder / VHDL Design Screenshot — verify exact content




Name: Siddhi Gaikwad Roll no.:36

2:1 Multiplexer — RTL Schematic




Name: Siddhi Gaikwad Roll no.:36

2:1 Multiplexer — VHDL Source Code



Name: Siddhi Gaikwad Roll no.:36

Transmission-Gate Multiplexer — VHDL / Design Screenshot



Name: Siddhi Gaikwad Roll no.:36

2:1 Multiplexer — Simulation Waveform

